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FAULT TOLERANT OPERATION OF FIELD
PROGRAMMABLE GATE ARRAYS

In accordance With the method of the present invention
carried out during normal operation of the FPGA, test
patterns are applied to a programmable logic block selected
from the array of programmable logic blocks as a block
under test. More speci?cally, the test patterns are varyingly
applied to the underlying modules or blocks Which make-up
the programmable logic block under test in order to detect
and locate the existence of any faults in those blocks Which
affect or limit the operation of the programmable logic block

TECHNICAL FIELD

The present invention relates generally to the ?eld of
integrated circuit devices and, more particularly, to fault

tolerant operation of ?eld programmable gate arrays.
BACKGROUND OF THE INVENTION
10

A ?eld programmable gate array (FPGA) is a type of
integrated circuit consisting of an array of programmable

logic blocks interconnected by a programmable routing
netWork and programmable input/output cells. Program
ming of the logic blocks, the routing netWork and the
input/output cells is selectively completed to make the

In accordance With an important aspect of the inventive

method, each possible mode of operation of the program
mable logic block under test is completely tested. To accom

plish such a complete test, the programmable logic block
15

necessary interconnections that establish one con?guration

thereof to provide the desired system operation/function for
a particular application.
The present inventors have recently developed methods of
built-in self-testing the array of programmable logic blocks
and the programmable routing netWork in FPGAs at the

Another important aspect of the inventive method, pro
20

tially faulty programmable logic blocks. By recon?guring

25

acceptable, capacity for speci?c operating modes.

30

line testing and subsequently recon?gured to its normal
operating con?guration. In this Way, testability at every level
is achieved Without utiliZing FPGA resources. In other

Words, the BIST logic simply “disappears” When the FPGA
is recon?gured for its normal system function. While the use
of these test methods is effective in testing the FPGAs, they

35

are limited to off-line testing to determine the existence and
location of faults Within the FPGA resources.

In many high-reliability and high-availability

45

on spare parts or FPGA resources to replace the defective
50

SUMMARY OF THE INVENTION

We have recogniZed that a need exists to extend the
lifetime of a critical mission Without increasing the number
of available parts. For an FPGA, a part is any one of its

programmable logic blocks. Since an FPGA programmable
logic block has many modes of operation, it is likely that a
fault Would affect only some of these modes. Accordingly,
the faulty logic block is still able to properly function in the
modes of operation not affected by the fault. It necessarily
folloWs that if the remaining functioning modes of operation
of the partially faulty block matches the intended function
for that block, the partially faulty block may continue to be

55

life of the system.

generator provides the necessary test patterns dependent
upon the con?guration or mode of operation of the program
mable logic block under test. The output patterns of the
programmable logic block under test are compared to either
knoWn responses or output patterns produced by a reference

programmable logic block receiving the same test patterns
as the programmable logic block under test. The latter
method is similar to the BIST techniques described in detail

in the above noted pending patent applications incorporated
herein by reference.
As described above, the controller further repeatedly
recon?gures the programmable logic block under test for
testing in all possible modes of operation. The results of the
test pattern comparisons for each mode of operation of the
programmable logic block under test along With usage data
for the block under test are stored in the storage medium.
The intended functional usage data for the block under test
may be extracted at the design stage, or may be obtained

utiliZing a con?guration decompiler Which extracts the data
from the con?guration stream. In order to facilitate the
60

utiliZed as if it Were fault free. Advantageously, this
approach to resource utiliZation provides for a more gradual 65

degradation of FPGA hardWare, thus extending the useful

storage of the subsequent test results are necessarily con
trolled by a test and recon?guration controller and an
associated storage medium. In operation, the test and recon
?guration controller accesses the FPGA through its

FPGAs feature a boundary-scan mechanism). A test pattern
40

identi?ed faulty resources. Such a process necessarily relies

parts.

to completely bypass any faulty blocks.
The con?guration, recon?guration and control of the
programmable logic block under test, on-line testing and

boundary-scan ports during normal system operation (most

applications, such as, space missions or telecommunication
netWork routers, hoWever, the FPGA hardWare must Work

continuously and cannot be taken off-line for testing. For
these systems, on-line testing must be performed concur
rently With normal system operation. When faults are
detected and located in the FPGA hardWare of these systems,
the FPGA hardWare must be recon?gured to bypass the

continue to function in a progressively diminished, although
Advantageously, this type of on-line fault tolerant recon
?guration provides for a more gradual degradation of the
FPGA over prior knoWn test methods Whose primary goal is

In each of these prior methods, the reprogrammability of

exclusively With built-in self-test (BIST) logic during off

vides for the recon?guration and further utiliZation of par

partially faulty programmable logic blocks to avoid all
operational modes affected by the detected fault, the par
tially faulty programmable logic blocks are alloWed to

reference.
an FPGA is exploited so that the FPGA is con?gured

under test is repeatedly recon?gured and exhaustive sets of
test patterns suf?cient to detect all possible faults in the
blocks of the programmable logic block under test are

applied.

device, board and system levels. These methods are set out

in detail in pending U.S. patent applications Ser. Nos.
08/729,117, 08/974,799 and 09/059,552. The full disclo
sures in these patent applications are incorporated herein by

under test.

subsequent fault tolerant recon?guration and further opera
tion ofthe programmable logic block under test, the results
for each mode of operation are compared to the usage data

for the programmable logic block under test.
BRIEF DESCRIPTION OF THE DRAWING

The accompanying draWing incorporated in and forming
a part of the speci?cation, illustrates several aspects of the
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4

3

Upon initiation of testing by the controller 12, test pat

present invention and together With the description serve to

explain the principles of the invention. In the drawings:

terns are generated using a test pattern generator (TPG) 16.

FIG. 1 is a schematic block diagram of an apparatus
utilized to test a ?eld programmable gate array.
FIG. 2 is a schematic block diagram shoWing a preferred

As shoWn in FIG. 2, the test patterns are received by a

programmable logic block (PLB) under test 18 and a refer
ence PLB 22. The outputs of the PLB under test 18 and the
reference PLB 22 are compared by an output response
analyZer (ORA) 20 to determine Whether a fault exists
Within the PLB under test 18. A match/mismatch result of

comparison based test structure con?gured With ?eld pro
grammable gate array resources including a test pattern
generator, a programmable logic block under test, a refer
ence programmable logic block and an output response

analyZer; and

the comparison performed by the ORA 20 is communicated
10

FIG. 3 is a schematic block diagram of a typical pro

as a pass/fail result to the controller 12 for storage in

memory 14 and utiliZation in conducting fault tolerant

grammable logic block of a ?eld programmable gate array.

recon?guration. In the preferred embodiment ofthe present

Reference Will noW be made in detail to the present

invention as shoWn in FIG. 2, the TPG 16 and ORA 20 are
con?gured from a portion of spare FPGA resources. The

preferred embodiment of the invention, an example of Which
is illustrated in the accompanying draWing.

15

DETAILED DESCRIPTION OF THE
INVENTION

US. patent applications.

A typical ?eld programmable gate array (FPGA) gener
ally consists of an array of programmable logic blocks
interconnected by a programmable routing netWork and
programmable input/output cells or boundary ports. Such

20

a detailed knoWledge of the implementation of the FPGA

under test, the modes of operation of its programmable logic
25

element. In accordance With the method of the present
invention carried out during normal operation of an FPGA,
the programmable logic blocks of the FPGA are completely
30

purposes.

As shoWn in schematic block diagram in FIG. 1, the steps
of con?guring and controlling an FPGA under test 10,
on-line testing, and storing of the subsequent test results are
necessarily controlled by a test and recon?guration control
ler 12. In the preferred embodiment, an external controller
12 is utiliZed because present commercially available

those skilled in the art that any controller, e.g., internal or
external to the FPGA, could be utiliZed With an FPGA that
alloWs for internal access to its con?guration memory and

number of outputs. It is important to note that for the ?rst
time in the art all of these recon?gurations occur concur
35

(RAM) or as a combinational look-up table (LUT). In

addition, combinational logic Within the memory block 26
may be con?gured to operate as special combinational
45

ORCA Series 2CA Programmable Logic Block in Table 1
50

Memory Block modes of operation and the number of corresponding
outputs for an ORCA Series 2CA Programmable Logic Block
55

Memory Block
Modes of Operation

mechanism, such that access is transparent to the normal

alloWs for the ?rst time in the art complete on-line fault

Async.RAM
Adder/Subtractor

detection, diagnosis and recon?guration during normal
60

in more detail beloW.

5-variable MUX
5-variable XOR
Count up

Count up/Count doWn
Count doWn
4-variable LUT
5-variable LUT

fault status data, e.g., fault-free status, defective status or
partially usable status, for each FPGA resource or program

The utiliZation of the usage and fault status data is described

beloW.
TABLE 1

function of the FPGA 10. Advantageously, this approach

mable logic block tested for later use during recon?guration.

operators such as comparator, adder or multiplier. As an

example of the several possible con?gurations of a memory
block 26, the memory block modes of operation and the
number of corresponding outputs are summariZed for an

The preferred controller 12 may be implemented on an
embedded microprocessor in communication With a storage
medium or memory 14 for storing the con?gurations. In
operation, the controller 12 accesses the system platform

operation of the FPGA10. The controller 12 and memory 14
further exchange and store usage status data, e.g., functional
status, unused spare status or spare status, used in testing and

combinational output logic block 30. The memory block 26
may be con?gured to operate as a random access memory

the present preferred embodiment of the invention, hoWever,

supported FPGA under test 10 through its boundary-scan

rently With the normal operation of the FPGA, Which is
unaffected and unaWare of the testing activity.
As shoWn in FIG. 3, a typical programmable logic block
24 includes a memory block 26, a ?ip-?op block 28 and a

40

that a single test and recon?guration controller is capable of
controlling several FPGAs. For purposes of illustration of
a one-to-one controller to FPGA ratio is utiliZed.

repeatedly recon?guring the PLB under test 18, the TPG 16
is recon?gured for each neW mode of operation of the PLB
under test Which requires test patterns different from the
ones generated for the previous mode of operation. The
ORA 20 also needs recon?guring When the neW mode of
operation of the PLB under test 18 involves a different

FPGAs do not alloW internal access to their con?guration

memory. Accordingly, a con?guration decompiler tool of a
type knoWn in the art is utiliZed to determine the intended
mode of operation of the FPGA resources. Alternatively, this
information may be extracted from the design stage and
made available to the controller. It should be appreciated by

blocks may be determined only from the information pro
vided in an associated FPGA data book. In addition to

tested and partially faulty programmable logic blocks are
recon?gured and alloWed to continue to operate for limited

In accordance With another aspect of the inventive
method, complete testing of the PLB under test 18 is
achieved by repeatedly recon?guring the PLB under test for

testing in every possible mode of operation. Without having

structures are, for example, featured in the Lucent ORCA

programmable function unit, in the Xilinx XC4000 con?g
urable logic block and in the ALTERA FLEX 8000 logic

operation of the TPG 16 and ORA 20 in testing the PLB
under test 18 is similar to the built-in self-test techniques
utiliZed and described in detail in the above-noted pending

65

Multiplier
>=Comparator

Number of

Outputs
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5

fault models. Such a set oftypical RAM fault models include

pattern-sensitive faults, for example.

TABLE l-continued

Advantageously, this type of exhaustive testing of the
Memory Block modes of operation and the number of corresponding
outputs for an ORCA Series 2CA Programmable Logic Block
Memory Block

blocks of the PLB under test results in maximum fault
coverage without the need for explicit fault model assump

tions. Therefore, the present method oftesting the program

Number of

Modes of Operation

Outputs

mable logic blocks of an FPGA is certain to detect all faults

in the PLB under test 18 without the need for fault simula

12
13

==Comparator
Sync.RAM

5
4

14

Dual port RAM

4

including single stuck-at faults and multiple stuck-at faults
invention detect all faults which do not increase the number
of states in the PLB under test 18, such as a bridging fault
which introduces feedback. Although most faults which
increase the number of states in the PLB under test 18 are

15

every such fault cannot be guaranteed.
In accordance with the preferred method of the present
invention, the sets of exhaustive test patterns are ?rst applied
to the memory block 26 of the PLB under test 18 bypassing

Similarly, the ?ip-?ops in the ?ip-?op block 28 may
operate as ?ip-?ops or may be con?gured to operate as

latches. In addition, other programming options dealing with
synchronous and asynchronous Set and Reset, Clock Enable,

detected by the present method of testing, the detection of

etc. could be provided in association with operation as
?ip-?ops or as latches. As an example, the several possible

con?gurations of a ?ip-?op block 28, the ?ip-?op block
modes of operation and associated options are summarized
for an ORCA Series 2CA Programmable Logic Block in
Table 2 below.

the ?ip-?op block 28, then to the ?ip-?op block 28 bypass
ing the memory block 26, and ?nally to the paths between
the memory block 26 and the ?ip-?op block 28.
As noted above, the combinational output logic block 30

TABLE 2

typically contains multiplexing logic for different connec

Flip-Flop Block modes of operation for an ORCA series 2CA
Programmable Logic Block.

tions between the outputs of the memory block 26 or the
25

Flip-Flop/Latch Modes of Operation & Options

FF/
Latch Set/Reset

Clock

tions. In general, the exhaustive methods of the present

10

outputs of the ?ip-?op blocks 28, and the outputs of the PLB
under test 18. It should be appreciated that the different paths
through the combinational logic output block 30 can be
tested in conjunction with either the memory block 26 or the

Clock Enable

Flip-Flop Data In

?ip-?op block 28.

Active Low

Programmable

defective block and its failing mode(s) of operation to be

Enabled

Programmable

Approaching the test in the above manner allows a
1 FF

Asyncronous R Falling

2 FF

Asyncronous S Falling

Edge

logic block Input

Edge
3 Latch Syncronous S

Active

Active High

WUT Output

Active Low

Programmable

Active Low

Dynamic Select

Low

4 FF

Syncronous R

Rising

Edge
5 Latch —

Active

identi?ed and any mode of operation that does not fail to be
identi?ed as fault-free. It is understood that the required
number of con?gurations and the overall time involved in

logic block Input
35

logic block Input

recon?guring the blocks could be reduced by testing the
memory block 26 and the ?ip-?op block 28 simultaneously.
However, this would also reduce the diagnostic resolution of
the test, and, as a result, the ability to provide on-line fault

High

tolerant recon?guration of the programmable logic blocks of
the FPGA under test would be limited.

The combinational output logic block 30, on the other
hand, typically contains a multiplexer in order to connect
different wire segments to the output of the programmable
logic block 24. The combinational output logic block 30
typically has no feedback loops and the ?ip-?op block 28
can be directly accessed by bypassing the memory block 26

The accurate and suf?ciently high resolution provided by
the present inventive method, i.e., locating a defective block
inside the PLB under test 18, advantageously allows the
system to perform on-line fault tolerant recon?guration
enabling the PLB under test 18 to be recon?gured as a
45

(shown in dashed lines in FIG. 3). Advantageously, the
inputs and outputs of every subcircuit or block in this type
of simple structure are easy to control and observe, thus

testing limited modes of operation and simply discarding
defective or faulty programmable logic blocks, completely
testing each programmable logic block in every mode of
operation and providing fault tolerant recon?guration for

facilitating nearly independent testing of the blocks.
In accordance with an important aspect of the inventive
method, the PLB under test 18 is completely tested in every

partially faulty programmable logic blocks allows for a more

graceful degradation of the FPGA, thus extending the useful

possible mode of operation. To accomplish such a complete
test, the PLB under test 18 is repeatedly recon?gured and
test patterns suf?cient to detect all possible faults in the
memory, ?ip-?op or combinational output logic blocks of
the PLB under test are applied. More speci?cally, exhaustive
testing is utilized to test each block of the PLB under test
with sets of exhaustive test patterns. The sets of exhaustive

test patterns are generated by the test pattern generator 16
and depend solely upon the mode of operation of the
targeted block of the PLB under test.
For example, a memory block 26 con?gured as a ?ve

variable LUT with 5 outputs (see Table 1, Item 9) requires
the test pattern generator 16 to generate a set of all possible

thirty-two input test patterns. Amemory block 26 con?gured

partially usable programmable logic block for a further
speci?c use. Compared to the prior art test approaches of

55

life of the FPGA and its associated hardware.
To further emphasize and better illustrate these
differences, assume that the only failure of the PLB under
test 18 having the modes of operation set forth in Tables 1

and 2 above is obtained during a multiplier mode (see Table
1, Item 10) test. Since the remaining modes of operation of
the PLB under test 18 each pass their respective exhaustive
tests, a conclusion can be made that only some of the logic
circuits of the PLB under test 18 involved in the multiplier

mode of operation are faulty. Therefore, in accordance with
the present method, future utilization of this particular PLB
under test 18 will be limited by the test and recon?guration
controller 12 to operational and test con?gurations not

as RAM, on the other hand, requires the test pattern gen 65 involving the multiplier mode of operation. In other words,
the future utilization of the PLB under test 18 is limited
erator 16 to generate only a set of standard RAM sequences
which are known in the art to be exhaustive for typical RAM
based on the outcome of its complete test.

US 6,256,758 B1
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The foregoing description of a preferred embodiment of
the present invention has been presented for purposes of

7. The method set forth in claim 6, Wherein said testing
step further includes:
applying test patterns to said modules of said program
mable logic block under test; and

illustration and description. It is not intended to be exhaus
tive or to limit the invention to the precise form disclosed.
Obvious modi?cations or variations are possible in light of
the above teachings. The embodiment Was chosen and

5

modules completely in all possible modes of operation.
8. The method set forth in claim 7, Wherein said test
patterns are exhaustive and suf?cient to detect all possible

one of ordinary skill in the art to utiliZe the invention in
various embodiments and With various modi?cations as are

faults in said modules of said programmable logic block

suited to the particular use contemplated. All such modi?

under test.

cations and variations are Within the scope of the invention

as determined by the appended claims When interpreted in
accordance With the breadth to Which they are fairly, legally
and equitably entitled.
What is claimed is:
1. A method of fault tolerant recon?guration and opera
tion of a ?eld programmable gate array during normal

repeatedly recon?guring said programmable logic block
under test including said modules in order to test said

described to provide the best illustration of the principles of
the invention and its practical application to thereby enable

15

9. The method set forth in claim 6, further comprising the
steps of:
determining an intended mode of operation of said mod
ules of said programmable logic block under test;
storing fault status data for said modules of said program

mable logic block under test; and
comparing said intended mode of operation With said fault
status data,

on-line operation comprising the steps of:
selecting a programmable logic block for testing;
applying test patterns to said programmable logic block

Whereby partially usable programmable logic blocks may

under test;
detecting the existence of at least one faulty mode of

be alloWed to continue to operate for limited purposes.
10. A method of fault tolerant operation of a ?eld pro

operation; and
recon?guring the utiliZation of said programmable logic
block under test dependent upon said detecting step so
as not to operate in said detected faulty mode,

25

storing test results for each mode of operation of said

Whereby partially faulty programmable logic blocks may

programmable logic blocks under test;

be further utiliZed or recon?gured into properly oper

determining an intended mode of operation for each of

ating con?gurations to provide fault tolerant operation
of the ?eld programmable gate array.
2. The method set forth in claim 1 further comprising the

step of repeatedly recon?guring said programmable logic
block under test in order to test said programmable logic
block under test completely in all possible modes of opera
tion.
3. The method set forth in claim 2, Wherein said test
patterns are exhaustive and suf?cient to detect all possible

grammable gate array comprising the steps of:
testing programmable logic blocks of the ?eld program
mable gate array during on-line operation;

35

said programmable logic blocks under test;
comparing the intended mode of operation for each of
said programmable logic blocks under test With the
stored results for each mode of operation of each of said
programmable logic blocks under test to determine if
each of said programmable logic block under test is
capable of performing its intended mode of operation;
and

faults in said programmable logic block under test.
4. The method set forth in claim 3, Wherein said detecting
step further includes the step of locating faulty modules and
modes of operation of said programmable logic block under

recon?guring any of said programmable logic blocks

test to enable on-line fault tolerant recon?guration.
5. The method set forth in claim 1 further comprising the

Whereby programmable logic blocks having one or more
faults Which hinder the intended operating mode but
Which can be recon?gured into an operating mode that

steps of:
determining an intended mode of operation of said pro

grammable logic block under test;
storing fault status data for said programmable logic block

under test that are incapable of performing their

intended mode of operation into a properly operating

mode con?guration,

45

is not faulty may be recon?gured into properly oper

ating con?gurations to provide fault tolerant operation
of the ?eld programmable gate array.
11. An apparatus for locating and recon?guring for further

under test; and
comparing said intended mode of operation With said fault
status data,

use during operation partially faulty programmable logic
blocks of a ?eld programmable gate array comprising:

Whereby partially usable programmable logic blocks may

a controller in communication With said ?eld program

be alloWed to continue to operate for limited purposes.
6. A method of fault tolerant recon?guration and opera

mable gate array (a) for detecting the existence of at
least one faulty mode of operation of said program

tion of a ?eld programmable gate array during normal

mable logic block under test and (b) for recon?guring
said programmable logic block under test for further

on-line operation comprising the steps of:
testing modules of a programmable logic block under test;

55

detecting the existence of at least one faulty mode of

operation in said modules of said programmable logic

storing usage and fault status data for each program

mable logic block under test,

block under test; and
recon?guring the utiliZation of said modules of said

Whereby partially usable programmable logic blocks may

programmable logic block under test dependent upon

be alloWed to continue to operate in properly function

ing con?gurations.

said detecting step so as not to operate in any detected

faulty mode,

12. The apparatus of claim 10, further comprising a test

Whereby programmable logic blocks With one or more
faults but Which can be con?gured into an operating

mode that is not faulty may be recon?gured into

operation in a mode not detected to be faulty; and
a memory in communication With said controller for

65

pattern generator for generating exhaustive test patterns
suf?cient to detect all possible faults in said programmable
logic block under test.

properly operating con?gurations to provide fault tol
erant operation of the ?eld programmable gate array.
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